Address offset: 0x510 + (n × 0x10)
Input positive pin selection for CH[m]
The analog input is selected based on CH[m].PSELP.PORT and CH[m].PSELP.PIN
| Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ID | D | D | C | C | C | B | B | B | B | A | A | A | A | A | |||||||||||||||||||||
| Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
| ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
| A |
RW |
PIN |
GPIO pin selection. |
||||||||||||||||||||||||||||||||
| B |
RW |
PORT |
GPIO port selection |
||||||||||||||||||||||||||||||||
| C |
RW |
INTERNAL |
Internal input selection for analog positive input when CH[m].PSELP.CONNECT = Internal |
||||||||||||||||||||||||||||||||
|
VddL |
1 |
Connected to VDDL, and divided by 8/15 (0.533) |
|||||||||||||||||||||||||||||||||
|
Vss |
4 |
||||||||||||||||||||||||||||||||||
| D |
RW |
CONNECT |
Connection |
||||||||||||||||||||||||||||||||
|
NC |
0 |
Not connected |
|||||||||||||||||||||||||||||||||
|
AnalogInput |
1 |
Select analog input The analog input is connected based on CH[m].PSELP.PIN and CH[m].PSELP.PORT |
|||||||||||||||||||||||||||||||||
|
Internal |
2 |
Selects internal inputs. The analog input is connected based on CH[m].PSELP.INTERNAL |
|||||||||||||||||||||||||||||||||